{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:10:17Z","timestamp":1729678217506,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853211","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T15:19:17Z","timestamp":1406647157000},"page":"409-420","source":"Crossref","is-referenced-by-count":2,"title":["Fractal++: Closing the performance gap between fractal and conventional coherence"],"prefix":"10.1109","author":[{"given":"Gwendolyn","family":"Voskuilen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. N.","family":"Vijaykumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"179","article-title":"Parameterized verification of the FLASH cache coherence protocol by compositional model checking","author":"mcmillan","year":"2001","journal-title":"Correct Hardware Design and Verification Methods Volume 2144 of Lecture Notes in Computer Science"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"18","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacets general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGArch Computer Architecture News"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.11"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604692"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835949"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524548"},{"journal-title":"Intel Intel Xeon Processor E7-800\/4800\/2800 Product Families Specification Update","year":"0","key":"13"},{"key":"14","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1007\/BF00625968","article-title":"Better verification through symmetry","volume":"9","author":"ip","year":"1996","journal-title":"Formal Methods in System Design"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1991.153798"},{"key":"12","first-page":"83","article-title":"A top down approach to the formal specification of SCI cache coherence","author":"gjessing","year":"1991","journal-title":"Computer Aided Verification 3rd International Workshop"},{"key":"21","first-page":"288","article-title":"Verification of FLASH cache coherence protocol by aggregation of distributed transactions","author":"park","year":"1996","journal-title":"Proceedings of the 8th ACM Symposium on Parallel Algorithms and Architectures"},{"journal-title":"A Calculus of Communicating Systems","year":"1982","author":"milner","key":"20"},{"key":"22","first-page":"11","article-title":"The verification of cache coherence protocols","author":"pong","year":"1993","journal-title":"Proceedings of the 5th ACM Symposium on Parallel Algorithms and Architectures"},{"key":"23","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1007\/BFb0020472","article-title":"Verifying distributed directory-based cache coherence protocols: S3.mp, a case study","author":"pong","year":"1995","journal-title":"Euro-Par 95 Parallel Processing Volume 966 of Lecture Notes in Computer Science"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/248621.248624"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/285055.285057"},{"key":"26","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1007\/3-540-60385-9_2","article-title":"Automatic verification of the SCI cache coherence protocol","author":"stern","year":"1995","journal-title":"Correct Hardware Design and Verification Methods IFIP WG10 5 Advanced Research Working Conference Proceedings"},{"key":"27","doi-asserted-by":"crossref","first-page":"382","DOI":"10.1007\/978-3-540-30494-4_27","article-title":"A simple method for parameterized verification of cache coherence protocols","author":"tsun chou","year":"2004","journal-title":"Formal Methods in Computer Aided Design"},{"journal-title":"The Apache Software Foundation","year":"0","key":"28"},{"key":"29","first-page":"65","article-title":"Verification of the Futurebus+ cache coherence protocol: A case study in model checking","volume":"26","author":"williams","year":"2004","journal-title":"Proceedings of the 27th Australasian conference on Computer science"},{"journal-title":"The Standard Performance Evaluation Corporation SpecJBB2005 Suite","year":"0","key":"3"},{"journal-title":"Postgresql V9 2 0","year":"0","key":"2"},{"key":"10","first-page":"372","article-title":"CADP 2010: A toolbox for the construction and analysis of distributed processes","author":"garavel","year":"2011","journal-title":"Tools and Algorithms for the Construction and Analysis of Systems Volume 6605 of Lecture Notes in Computer Science"},{"journal-title":"Open Source Development Labs Database","year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541982"},{"key":"7","article-title":"Simulation driven verification","author":"bentley","year":"2009","journal-title":"Presentation at Design Automation Summer School"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/277851.277897"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2005.1595644"},{"journal-title":"AMD Revision Guide for AMD Family 14H Models 00h-0Fh Processors","year":"2013","key":"5"},{"key":"31","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"4","article-title":"Variability in architectural simulations of multi-threaded workloads","author":"alameldeen","year":"2003","journal-title":"Proceedings of the 9th International Symposium on High-Performance Computer Architecture"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CMPASS.1996.507881"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276232"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2014,6,14]]},"location":"Minneapolis, MN, USA","end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853211.pdf?arnumber=6853211","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,15]],"date-time":"2023-07-15T11:43:42Z","timestamp":1689421422000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853211\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853211","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}