{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:42Z","timestamp":1763468202108,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853212","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T19:19:17Z","timestamp":1406661557000},"page":"61-72","source":"Crossref","is-referenced-by-count":27,"title":["GangES: Gang error simulation for hardware resiliency evaluation"],"prefix":"10.1109","author":[{"given":"Siva Kumar Sastry","family":"Hari","sequence":"first","affiliation":[]},{"given":"Radha","family":"Venkatagiri","sequence":"additional","affiliation":[]},{"given":"Sarita V.","family":"Adve","sequence":"additional","affiliation":[]},{"given":"Helia","family":"Naeimi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000089"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.18"},{"key":"18","article-title":"Advanced compiler design and implementation","author":"muchnick","year":"1997","journal-title":"Morgan Kaufmann Publishers Inc"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798242"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346315"},{"key":"13","article-title":"MSWAT: Low-cost hardware fault detection and diagnosis for multicore systems","author":"hari","year":"2009","journal-title":"Proc of International Symposium on Microarchitecture"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/773473.178258"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263960"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150990"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2006.9"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2005.19"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176660"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751886"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630072"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798243"},{"journal-title":"Virtutech Simics Full System Simulator","year":"2006","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.40"},{"key":"28","volume":"9","author":"weaver","year":"1994","journal-title":"The SPARC Arch Manual"},{"key":"29","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270912"},{"journal-title":"Final Report of Inter-Agency Workshop on HPC Resilience at Extreme Scale","year":"2012","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250158"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2009","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375611"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336201"},{"key":"6","first-page":"1","article-title":"Quantitative evaluation of soft error injection techniques for robust system design","author":"cho","year":"2013","journal-title":"Design Automation Conference Proceedings"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1109\/MM.2005.110","article-title":"Designing reliable systems from unreliable components: The challenges of transistor variability and degradation","volume":"25","author":"borkar","year":"2005","journal-title":"IEEE Micro"},{"key":"4","article-title":"PARSEC 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proceedings of the Work on Modeling Benchmarking and Simulation"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"8","article-title":"Case Study of SEU effects in a network processor","author":"evans","year":"2012","journal-title":"Proc of IEEE Workshop on Silicon Errors in Logic-System Effects"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2014,6,14]]},"location":"Minneapolis, MN, USA","end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853212.pdf?arnumber=6853212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,15]],"date-time":"2023-07-15T15:43:37Z","timestamp":1689435817000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853212\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853212","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}