{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T22:23:58Z","timestamp":1750544638109},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853214","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T15:19:17Z","timestamp":1406647157000},"page":"169-180","source":"Crossref","is-referenced-by-count":6,"title":["Going vertical in memory management: Handling multiplicity by multi-policy"],"prefix":"10.1109","author":[{"given":"Lei","family":"Liu","sequence":"first","affiliation":[]},{"given":"Yong","family":"Li","sequence":"additional","affiliation":[]},{"given":"Zehan","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[]},{"given":"Mingyu","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chengyong","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"17","article-title":"Software-hardware cooperative DRAM bank partitioning for chip multiprocessors","author":"mi","year":"2010","journal-title":"NPC"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451137"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669177"},{"key":"15","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"HPCA"},{"key":"34","article-title":"Scalable shared-cache management by containing thrashing workloads","author":"xie","year":"2010","journal-title":"HiPEAC"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"13","article-title":"A Fast storage allocator","author":"knowlton","year":"1996","journal-title":"Communications of the ACM"},{"key":"14","article-title":"OS-controlled cache predictability for real-time systems","author":"liedtke","year":"1997","journal-title":"RTAS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416654"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"21","article-title":"Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer","author":"soares","year":"2008","journal-title":"Micro"},{"key":"20","article-title":"Reducing cache misses using hardware and software page placement","author":"sherwood","year":"1999","journal-title":"ICS"},{"key":"22","article-title":"Managing shared L2 caches on multicore systems in software","author":"tam","year":"2007","journal-title":"WIOSCA"},{"journal-title":"Modern Operating Systems","year":"0","author":"tanenbaum","key":"23"},{"key":"24","article-title":"Software-based cache partitioning for real-time applications","author":"wolfe","year":"1993","journal-title":"RCS"},{"key":"25","article-title":"Dynamic classification of program memory behaviors in CMPs","author":"xie","year":"2008","journal-title":"Proceedings of the Work on Chip Multiprocessor Memory Systems and Interconnects"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736036"},{"key":"29","article-title":"Reducing memory interference in multicore systems via application-aware memory channel partitioning","author":"prashanth","year":"2011","journal-title":"Micro"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"journal-title":"Standard Performance Evaluation Corporation","year":"0","key":"1"},{"key":"30","article-title":"TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture","author":"lee","year":"2012","journal-title":"HPCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1966445.1966468"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/363095.363141"},{"key":"32","article-title":"Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches","author":"qureshi","year":"2006","journal-title":"Micro"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485949"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342546"},{"key":"4","article-title":"Managing distributed, shared L2 caches through OS-level page allocation","author":"cho","year":"2006","journal-title":"Micro"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151003"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941568"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2014,6,14]]},"location":"Minneapolis, MN, USA","end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853214.pdf?arnumber=6853214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:33:22Z","timestamp":1490286802000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853214\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853214","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}