{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:37Z","timestamp":1772725597016,"version":"3.50.1"},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853217","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T19:19:17Z","timestamp":1406661557000},"page":"349-360","source":"Crossref","is-referenced-by-count":20,"title":["Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation"],"prefix":"10.1109","author":[{"given":"Tao","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ke","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cong","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770729"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"36","first-page":"46","article-title":"Measurement, Analysis and Improvement of Supply Noise in 3D ICs","author":"jain","year":"2011","journal-title":"VLSI Circuits Digest"},{"key":"15","year":"0","journal-title":"TN-41-01 Calculating Memory System Power For DDR3"},{"key":"33","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"34","year":"0","journal-title":"Standard Performance Evaluation Corporation"},{"key":"13","year":"0","journal-title":"Hybrid Memory Cube Consortium"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"14","year":"0","journal-title":"DDR3 Power Calculator"},{"key":"11","year":"0","journal-title":"MT41J128M16HA-125 Data Sheet"},{"key":"37","year":"2010","journal-title":"Fujitsu Memory Consumer FCRAM 512M Bit MB81EDS516445"},{"key":"12","year":"0","journal-title":"JEDEC Standard LPDDR3"},{"key":"38","year":"0","journal-title":"MT44K32M18RB-093 rldram3"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522304"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.21"},{"key":"43","first-page":"1","article-title":"Pragmatic integration of an SRAM row cache in heterogeneous 3-D DRAM Architecture Using TSV","author":"woo","year":"2011","journal-title":"TVLSI"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"41","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01724-7","author":"jacob","year":"2009","journal-title":"The Memory System You Cant Avoid It You Cant Ignore It You Cant Fake It"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000100"},{"key":"44","first-page":"572","article-title":"Thermal management of high power memory module for server platforms","author":"zhu","year":"2008","journal-title":"ITHERM08"},{"key":"22","year":"0","journal-title":"JEDEC Standard LPDDR2"},{"key":"23","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"25","first-page":"33","article-title":"CACTI-3DD: Architecture-level Modeling for 3D Diestacked DRAM Main Memory","author":"chen","year":"2012","journal-title":"DATE12"},{"key":"26","year":"0","journal-title":"JEDEC Solid state Technology Association"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"29","author":"mccalpin","year":"0","journal-title":"Stream Benchmark"},{"key":"3","author":"hoelzle","year":"2009","journal-title":"The Datacenter as a Computer"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.43"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.119"},{"key":"30","year":"0","journal-title":"Synopsys Design Compiler"},{"key":"6","first-page":"25","article-title":"BOOM: Enabling mobile memory based low-power server DIMMs","author":"yoon","year":"2012","journal-title":"ISCA12"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"9","year":"0","journal-title":"JEDEC Standard Wide I\/O Single Data Rate Specification"},{"key":"8","year":"0","journal-title":"JEDEC Standard DDR3 SDRAM Specification"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","location":"Minneapolis, MN, USA","start":{"date-parts":[[2014,6,14]]},"end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853217.pdf?arnumber=6853217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,15]],"date-time":"2023-07-15T15:43:44Z","timestamp":1689435824000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853217\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853217","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}