{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T08:30:39Z","timestamp":1777105839568,"version":"3.51.4"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853218","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T15:19:17Z","timestamp":1406647157000},"page":"121-132","source":"Crossref","is-referenced-by-count":31,"title":["Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor"],"prefix":"10.1109","author":[{"given":"Ashish","family":"Venkat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"35","article-title":"Scheduling heterogeneous multi-cores through performance impact estimation (pie)","author":"van craeynest","year":"0","journal-title":"International Symposium on Computer Architecture"},{"key":"17","year":"0"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-93799-9_4"},{"key":"33","author":"terpe","year":"2011","journal-title":"Why Instruction Sets No Longer Matter"},{"key":"15","author":"greenhalgh","year":"2011","journal-title":"Big little Processing with Arm cortex-a15 & cortex-a7"},{"key":"34","year":"0","journal-title":"Texas Instruments Inc OMAP5912 Multimedia Processor Device Overview and Architecture Reference Guide"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"13","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1023\/A:1019067801346"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/197320.197402"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151004"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413117"},{"key":"12","year":"0","journal-title":"Digital Equipment Corporation"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.19"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"22","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2003.1253185","article-title":"Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction","author":"kumar","year":"2003","journal-title":"International Symposium on Microarchitecture"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"25","article-title":"LLVM and clang: Next generation compiler technology","author":"lattner","year":"2008","journal-title":"The BSD Conference"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"28","article-title":"Operating system support for overlapping-isa heterogeneous multi-core architectures","author":"li","year":"2010","journal-title":"International Symposium on High Performance Computer Architecture"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"3","year":"2010","journal-title":"The Benefits of Multiple CPU Cores in Mobile Devices"},{"key":"2","year":"2008","journal-title":"The Future Is Fusion The Industry-Changing Impact of Accelerated Computing"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169046"},{"key":"1","year":"2008","journal-title":"2nd Generation Intel Core VPro Processor Family"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"7","author":"binkert","year":"2006","journal-title":"The M5 Simulator Modeling Networked Systems"},{"key":"6","article-title":"Qemu a fast and portable dynamic translator","author":"bellard","year":"2005","journal-title":"USENIX Technical Conference"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1509864.1509868"},{"key":"5","year":"0","journal-title":"ARM Limited"},{"key":"31","author":"smith","year":"1998","journal-title":"Heterogeneous Process Migration The Tui System"},{"key":"4","year":"2011","journal-title":"Variable SMP-A Multi-Core CPU Architecture for Low Power and High Performance"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522302"},{"key":"8","author":"blem","year":"2013","journal-title":"A Detailed Analysis of Contemporary Arm and x86 Architectures"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","location":"Minneapolis, MN, USA","start":{"date-parts":[[2014,6,14]]},"end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853218.pdf?arnumber=6853218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:30:57Z","timestamp":1498138257000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853218","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}