{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T17:50:51Z","timestamp":1758477051657,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853219","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T15:19:17Z","timestamp":1406647157000},"page":"493-504","source":"Crossref","is-referenced-by-count":6,"title":["Improving the energy efficiency of Big Cores"],"prefix":"10.1109","author":[{"given":"Kenneth","family":"Czechowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor W.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ed","family":"Grochowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronny","family":"Ronen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronak","family":"Singhal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Vuduc","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradeep","family":"Dubey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MAHC.2010.28"},{"journal-title":"Intel 64 and IA-32 Architectures Software Developer's Manuals","year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"year":"2013","key":"15"},{"journal-title":"Intel Architecture Code Analyzer","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347928"},{"key":"14","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1007\/978-3-540-74442-9_29","article-title":"Xeemu: An improved xcale power simulator","author":"herczeg","year":"2007","journal-title":"Integrated Circuit and System Design Power and Timing Modeling Optimization and Simulation"},{"key":"11","article-title":"Intel avx: New frontiers in performance improvements and energy efficiency","author":"firasta","year":"2008","journal-title":"Intel White Paper"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/2355585.2355588"},{"key":"20","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1109\/LPE.1999.799454","article-title":"Instruction fetch energy reduction using loop caches for embedded applications with small tight loops","author":"lea hwang lee","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"22","first-page":"1","article-title":"The cost of uncore in throughput-oriented many-core processors","author":"loh","year":"2008","journal-title":"Workshop on Architectures AndLanguages for Throughput Applications Citeseer"},{"key":"23","article-title":"Evaluating the effectiveness of model-based power characterization","author":"mccullough","year":"0","journal-title":"USENIX Annual Technical Conf 2011"},{"key":"24","article-title":"The livermore fortran kernels: A computer test of the numerical performance range","author":"mcmahon","year":"1986","journal-title":"Lawrence Livermore Nat Lab"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.81"},{"key":"26","article-title":"Inside intel next generation nehalem microarchitecture","volume":"20","author":"singhal","year":"2008","journal-title":"Hot Chips"},{"key":"27","volume":"2","author":"thoziyoor","year":"2008","journal-title":"Cacti 5 1 HP Laboratories"},{"journal-title":"Semiconductors Industries Association Report","article-title":"International technology roadmap for semiconductors","year":"2010","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183528"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MITP.2008.8"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2011.6056626"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"6","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxs116"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808570"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.20"},{"key":"8","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2014,6,14]]},"location":"Minneapolis, MN, USA","end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853219.pdf?arnumber=6853219","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:30:56Z","timestamp":1498138256000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853219\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853219","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}