{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T00:16:53Z","timestamp":1769732213465,"version":"3.49.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853222","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T15:19:17Z","timestamp":1406647157000},"page":"265-276","source":"Crossref","is-referenced-by-count":127,"title":["Memory persistency"],"prefix":"10.1109","author":[{"given":"Steven","family":"Pelley","sequence":"first","affiliation":[]},{"given":"Peter M.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Thomas F.","family":"Wenisch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2189750.2151006"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266665"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801647"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"13","article-title":"Two techniques to enhance the performance of memory consistency models","volume":"1991","author":"gharachorloo","year":"0","journal-title":"Proceedings of the 1991 International Conference on Parallel Processing (ICPP)"},{"key":"14","author":"gniady","year":"1999","journal-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture (ISCA)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2011.5767918"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/350853.350863"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/128765.128770"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"22","author":"pelley","year":"0","journal-title":"Atomic Memory Tracing"},{"key":"23","doi-asserted-by":"crossref","DOI":"10.1145\/2366231.2337203","article-title":"Preset: Improving performance of phase change memories by exploiting asymmetry in write times","author":"qureshi","year":"2012","journal-title":"Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA)"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"25","doi-asserted-by":"crossref","DOI":"10.1145\/258492.258512","article-title":"Using speculative retirement and larger instruction windows to narrow the performance gap between memory consistency models","author":"ranganathan","year":"1997","journal-title":"Proceedings of the Ninth Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA)"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237045"},{"key":"27","year":"1994","journal-title":"The SPARC Architecture Manual"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250696"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.33"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555785"},{"key":"10","article-title":"Better 110 through byte-addressable, persistent memory","author":"condit","year":"0","journal-title":"Proceedings of the 2009 Symposium on Operating System Principles"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522726"},{"key":"6","article-title":"Durability Semantics for Lockbased Multithreaded Programs","author":"chakrabarti","year":"0","journal-title":"Proceedings of the 2013 USENIX Workshop on Hot Topics in Parallelism (HotPar)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"9","article-title":"NV-Heaps : Making persistent obj ects fast and safe with next-generation, non-volatile memories","author":"coburn","year":"0","journal-title":"Proceedings of the 2011 International Conference on Architectural Support for Programming Languages and Operating Systems (ASP LOS)"},{"key":"8","article-title":"From ARIES to MARS :Transaction support for next-generation solid-state drives","author":"cobum","year":"0","journal-title":"Proceedings of the 2009 Symposium on Operating System Principles"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","location":"Minneapolis, MN, USA","start":{"date-parts":[[2014,6,14]]},"end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853222.pdf?arnumber=6853222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:30:56Z","timestamp":1498138256000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853222","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}