{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:34:09Z","timestamp":1755999249876,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853228","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T15:19:17Z","timestamp":1406647157000},"page":"277-288","source":"Crossref","is-referenced-by-count":14,"title":["Reducing access latency of MLC PCMs through line striping"],"prefix":"10.1109","author":[{"given":"Morteza","family":"Hoseinzadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Arjomand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Sarbazi-Azad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"92","article-title":"Multifacets general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"CAN"},{"doi-asserted-by":"publisher","key":"35","DOI":"10.1109\/DSN.2011.5958219"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/1555754.1555758"},{"doi-asserted-by":"publisher","key":"36","DOI":"10.1145\/1555754.1555759"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/2.982916"},{"doi-asserted-by":"publisher","key":"33","DOI":"10.1016\/j.sse.2012.06.003"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1063\/1.1598272"},{"key":"34","first-page":"2","article-title":"Characterizing and mitigating the impact of process variations on phase change based memory systems","author":"zhang","year":"2009","journal-title":"Micro"},{"key":"16","article-title":"Main memory technology direction","author":"kilbok","year":"2007","journal-title":"WinHec My"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/HPCA.2012.6169027"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/HPCA.2011.5749742"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/MICRO.2012.10"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/2228360.2228521"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/IEDM.2007.4418973"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/MICRO.2007.33"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/HPCA.2010.5416645"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1145\/1815961.1815981"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1145\/1669112.1669117"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1145\/1555754.1555760"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1145\/1815961.1815980"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1145\/1815961.1816014"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/MICRO.2010.46"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1145\/1241601.1241625"},{"key":"3","article-title":"PARSEC 2.0: A new benchmark suite for chipmultiprocessors","author":"bienia","year":"2009","journal-title":"MOBS"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/JSSC.2008.2006439"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1557\/mrs2004.236"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/2.976918"},{"doi-asserted-by":"publisher","key":"30","DOI":"10.1109\/MICRO.2010.22"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/PACT.2011.71"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ASPDAC.2011.5722206"},{"year":"2013","author":"yoon","journal-title":"Techniques for data mapping and buffering to exploit asymmetry in multi-level cell (phase change) memory","key":"32"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/1629575.1629589"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1109\/HPCA.2011.5749752"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1669112.1669157"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1145\/2155620.2155642"},{"key":"8","first-page":"2","article-title":"The bleak future of nand flash memory","author":"grupp","year":"2012","journal-title":"Proceedings of the 10th USENIX Conference on File and Storage Technologies"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2014,6,14]]},"location":"Minneapolis, MN, USA","end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853228.pdf?arnumber=6853228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T15:48:14Z","timestamp":1490284094000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853228","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}