{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:26:30Z","timestamp":1729632390507,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853233","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T15:19:17Z","timestamp":1406647157000},"page":"253-264","source":"Crossref","is-referenced-by-count":8,"title":["STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies"],"prefix":"10.1109","author":[{"given":"Rangharajan","family":"Venkatesan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shankar Ganesh","family":"Ramasubramanian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swagath","family":"Venkataramani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629268"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"16","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1126\/science.1145799","article-title":"Magnetic domain-wall race-track memory","volume":"320","author":"parkin","year":"2008","journal-title":"Science"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2857"},{"key":"14","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"20","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","author":"stratton","year":"2012","journal-title":"IMPACT Tech Rep"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1126\/science.1197468"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941493"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.365"},{"key":"27","first-page":"93","article-title":"Ex-ploring hybrid memory for GPU energy efficiency through software-hardware co-design","author":"wang","year":"2013","journal-title":"Proc PACT"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429400"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131575"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304582"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131604"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"7","first-page":"230","article-title":"Low-current perpendicular domain wall motion cell for scalable high-speed MRAM","author":"fukami","year":"2009","journal-title":"Proc IEEE Symp On VLSI Technology"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"journal-title":"CACTI","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522331"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2014,6,14]]},"location":"Minneapolis, MN, USA","end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853233.pdf?arnumber=6853233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:30:57Z","timestamp":1498138257000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853233","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}