{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T08:47:54Z","timestamp":1765961274899,"version":"3.41.2"},"reference-count":56,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/isca45697.2020.00076","type":"proceedings-article","created":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T18:51:29Z","timestamp":1594666289000},"page":"874-887","source":"Crossref","is-referenced-by-count":7,"title":["TransForm: Formally Specifying Transistency Models and Synthesizing Enhanced Litmus Tests"],"prefix":"10.1109","author":[{"given":"Naorin","family":"Hossain","sequence":"first","affiliation":[{"name":"Princeton University"}]},{"given":"Caroline","family":"Trippel","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Margaret","family":"Martonosi","sequence":"additional","affiliation":[{"name":"Princeton University"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2983997"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.2200\/S00962ED2V01Y201910CAC049"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00069"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31424-7_36"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_26"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037723"},{"journal-title":"A tutorial introduction to the ARM and POWER relaxed memory models (2012)","year":"2012","author":"maranget","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1040305.1040336"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830782"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124536"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.38"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872399"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19835-9_5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3177156"},{"journal-title":"Power ISA Version 2 07","year":"2013","key":"ref20"},{"journal-title":"Intel® Xeon® Processor 5400 Series Specification Update","year":"2013","key":"ref22"},{"journal-title":"Intel Itanium Architecture Software Developer's Manual Revision 2 1","year":"2010","key":"ref21"},{"key":"ref24","article-title":"Linearizability of persistent memory objects under a full-system-crash failure model","author":"izraelevitz","year":"2016","journal-title":"Proceedings of 30th Intl Symp on Distributed Computing (DISC)"},{"journal-title":"Intel® 64 and IA-32 Architectures Software Developer Manuals","year":"2019","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3062341.3062352"},{"journal-title":"Alloy Analyzer Website","year":"2012","author":"jackson","key":"ref25"},{"journal-title":"C\/C++11 mappings to processors","year":"2016","author":"sewell","key":"ref50"},{"journal-title":"AMD’ s B3 stepping phenom previewed TLB hardware fix tested","year":"2008","author":"shimpi","key":"ref51"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2814270.2814283"},{"key":"ref55","article-title":"The RISC-V instruction set manual, volume I: Unprivileged ISA document, version 20190608-base-ratified","author":"waterman","year":"2019","journal-title":"The RISC-V Foundation Tech Rep"},{"key":"ref54","article-title":"On validity of program transformations in the Java memory model","author":"\u0161ev?\u00edk","year":"2008","journal-title":"Proc of the 22nd European Conference on Object-Oriented Programming"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037719"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71209-1_49"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2103656.2103717"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926394"},{"journal-title":"Parallel Thread Execution ISA Version 6 0","year":"2017","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2200\/S00795ED1V01Y201708CAC042"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375591"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872406"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3062341.3062353"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3110268"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24605-3_37"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.11"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006710"},{"journal-title":"Revision Guide for AMD Athlon 64 and AMD Opteron Processors","year":"2009","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2627752"},{"journal-title":"Architecture reference manual ARMv7-A and ARMv7-R edition","year":"2008","key":"ref6"},{"journal-title":"Revision Guide for AMD NPT Family 0Fh Processors","year":"2020","key":"ref5"},{"journal-title":"ARM Architecture Reference Manual ARMv 8 for ARMv8-A Architecture Profile","year":"2013","key":"ref8"},{"journal-title":"Cortex-A9 MPCore Programmer Advice Notice Read-after-Read Hazards ARM Reference 761319","year":"2011","key":"ref7"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254102"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837637"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3360561"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3276507"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736057"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.99"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853222"},{"key":"ref41","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-03359-9_27","article-title":"A better x86 memory model: x86-TSO","author":"owens","year":"2009","journal-title":"Proc 22nd Int'l Conf Theorem Proving in Higher Order Logics (TPHOLs)"},{"key":"ref44","article-title":"Simplifying ARM concurrency: Multicopy-atomic axiomatic and operational models for ARMv8","author":"pulte","year":"2017","journal-title":"ACM Programming Languages"},{"key":"ref43","article-title":"Cooking the books: Formalizing JMM implementation recipes","author":"petri","year":"2015","journal-title":"European Conference on Object-Oriented Programming (ECOOP)"}],"event":{"name":"2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2020,5,30]]},"location":"Valencia, Spain","end":{"date-parts":[[2020,6,3]]}},"container-title":["2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9136582\/9138908\/09138952.pdf?arnumber=9138952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,28]],"date-time":"2025-07-28T19:45:35Z","timestamp":1753731935000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9138952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":56,"URL":"https:\/\/doi.org\/10.1109\/isca45697.2020.00076","relation":{},"subject":[],"published":{"date-parts":[[2020,5]]}}}