{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T09:20:53Z","timestamp":1787563253046,"version":"build-2736575974"},"reference-count":58,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Natural Science Foundation of China","award":["62361166633"],"award-info":[{"award-number":["62361166633"]}]},{"name":"Air Force Office of Scientific Research (AFOSR)","award":["FA9550-24-1-0079"],"award-info":[{"award-number":["FA9550-24-1-0079"]}]},{"name":"Advanced Research Projects Agency for Health (ARPA-H)","award":["140D042590046"],"award-info":[{"award-number":["140D042590046"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/isca66397.2026.00048","type":"proceedings-article","created":{"date-parts":[[2026,8,4]],"date-time":"2026-08-04T19:09:50Z","timestamp":1785870590000},"page":"497-513","source":"Crossref","is-referenced-by-count":1,"title":["TimeGaps Channels: Exploiting CPU Halted Time for Fun and Profit"],"prefix":"10.1109","author":[{"given":"Yusi","family":"Feng","sequence":"first","affiliation":[{"name":"Southern University of Science and Technology","place":["Shenzhen, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xin","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University","place":["Beijing, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sioli","family":"O'Connell","sequence":"additional","affiliation":[{"name":"University of Adelaide","place":["Adelaide, Australia"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liangwei","family":"Qiu","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology","place":["Shenzhen, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chitchanok","family":"Chuengsatiansup","sequence":"additional","affiliation":[{"name":"Hasso-Plattner-Institut and University of Potsdam","place":["Potsdam, Germany"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Genkin","sequence":"additional","affiliation":[{"name":"Georgia Tech","place":["Atlanta, GA, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuval","family":"Yarom","sequence":"additional","affiliation":[{"name":"Ruhr University Bochum","place":["Bochum, Germany"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yinqian","family":"Zhang","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology","place":["Shenzhen, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhi","family":"Zhang","sequence":"additional","affiliation":[{"name":"The University of Western Australia","place":["Perth, Australia"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"80","article-title":"Cheap hardware parallelism implies cheap security","author":"Acri\u00e7mez","year":"2007","journal-title":"FDTC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-30589-4_15"},{"key":"ref3","article-title":"GoFetch: Breaking constant-time cryptographic implementations using data memory-dependent prefetchers","volume-title":"USENIX Security Symposium","author":"Chen","year":"2024"},{"key":"ref4","first-page":"733","article-title":"Cross-VM and cross-processor covert channels exploiting processor idle power management","volume-title":"USENIX Security Symposium","author":"Chen","year":"2021"},{"key":"ref5","first-page":"699","article-title":"VoltPillager: Hardware-based fault injection attacks against Intel SGX enclaves using the SVID voltage scaling interface","volume-title":"USENIX Security Symposium","author":"Chen","year":"2021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SP61157.2025.00208"},{"key":"ref7","volume-title":"Advanced configuration and power interface specification","year":"2000"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527416"},{"key":"ref9","volume-title":"Overview of enhanced Intel SpeedStep technology for Intel processors","year":"2022"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3564625.3567979"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"ref12","volume-title":"Introducing CIRCL: An advanced cryptographic library","author":"Faz-Hern\u00e1ndez","year":"2019"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2025.3617019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3096655"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3579856.3595794"},{"key":"ref17","first-page":"435","article-title":"Fewer cores, more Hertz: Leveraging high-frequency cores in the OS scheduler for improved application performance","volume-title":"USENIX Annual Technical Conference","author":"Gouicem","year":"2020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045745"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"ref20","volume-title":"12th generation Intel core processors datasheet, volume 1 of 2","author":"Corporation","year":"2025"},{"key":"ref21","volume-title":"8th and 9th generation Intel Core processor families and Intel Xeon E processor families (datasheet, volume 1 of 2)","author":"Corporation","year":"2022"},{"key":"ref22","volume-title":"8th generation intel core processor families for u platforms datasheet","author":"Corporation","year":"2022"},{"key":"ref23","volume-title":"Power management -technology overview technology guide","author":"Corporation","year":"2022"},{"key":"ref24","volume-title":"Power management -enhanced power management for low-latency workloads technology guide","year":"2021"},{"key":"ref25","volume-title":"Intel integrated graphics developer\u2019s guide","author":"Corporation","year":"2012"},{"key":"ref26","volume-title":"Intel 64 and IA-32 architectures software developer\u2019s manual"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640373"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICOIN50884.2021.9333985"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3634737.3637649"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/362375.362389"},{"key":"ref31","first-page":"557","article-title":"Inferring finegrained control flow inside SGX enclaves with branch shadowing","volume-title":"USENIX Security Symposium","author":"Lee","year":"2017"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66399-9_11"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560682"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00057"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref36","first-page":"663","article-title":"Frontal attack: Leaking control-flow in SGX via the CPU frontend","volume-title":"USENIX Security Symposium","author":"Puddu","year":"2021"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354201"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3024853"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3658644.3690242"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2024.24078"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3629526.3645040"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2018.23027"},{"key":"ref43","first-page":"1019","article-title":"Database reconstruction from noisy volumes: A cache side-channel attack on SQLite","volume-title":"USENIX Security Symposium","author":"Shahverdi","year":"2021"},{"key":"ref44","first-page":"639","article-title":"Robust website fingerprinting through the cache occupancy channel","volume-title":"USENIX Security Symposium","author":"Shusterman","year":"2019"},{"key":"ref45","article-title":"Timing aanalysis of keystrokes and timing attacks on SSH","volume-title":"USENIX Security Symposium","author":"Song","year":"2001"},{"key":"ref46","article-title":"Timing analysis of keystrokes and timing attacks on SSH","volume-title":"USENIX Security Symposium","author":"Song","year":"2001"},{"key":"ref47","first-page":"6275","article-title":"Hot Pixels: Frequency, power, and temperature attacks on GPUs and Arm SoCs","volume-title":"USENIX Security Symposium","author":"Taneja","year":"2023"},{"key":"ref48","first-page":"1057","article-title":"CLKSCREW: Exposing the perils of securityoblivious energy management","volume-title":"USENIX Security Symposium","author":"Tang","year":"2017"},{"key":"ref49","first-page":"679","article-title":"Hertzbleed: Turning power side-channel attacks into remote timing attacks on x86","volume-title":"USENIX Security Symposium","author":"Wang","year":"2022"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179326"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/SP54263.2024.00084"},{"key":"ref52","volume-title":"intel_pstate CPU performance scaling driver","author":"Wysocki","year":"2017"},{"key":"ref53","first-page":"2003","article-title":"Cache telepathy: Leveraging shared resource attacks to learn DNN architectures","volume-title":"USENIX Security Symposium","author":"Yan","year":"2020"},{"key":"ref54","first-page":"719","article-title":"Flush+Reload: a high resolution, low noise, L3 cache side-channel attack","volume-title":"USENIX Security Symposium","author":"Yarom","year":"2014"},{"key":"ref55","first-page":"7267","article-title":"(M)WAIT for it: Bridging the gap between microarchitectural and architectural side channels","volume-title":"USENIX Security Symposium","author":"Zhang","year":"2023"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656525"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00039"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/3433210.3437517"}],"event":{"name":"2026 ACM\/IEEE 53rd Annual International Symposium on Computer Architecture (ISCA)","location":"Raleigh, NC, USA","start":{"date-parts":[[2026,6,27]]},"end":{"date-parts":[[2026,7,1]]}},"container-title":["2026 ACM\/IEEE 53rd Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11617393\/11617394\/11617541.pdf?arnumber=11617541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T05:59:44Z","timestamp":1785909584000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11617541\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":58,"URL":"https:\/\/doi.org\/10.1109\/isca66397.2026.00048","relation":{},"subject":[],"published":{"date-parts":[[2026,6]]}}}