{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T06:46:27Z","timestamp":1785912387158,"version":"3.56.0"},"reference-count":96,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NSF","award":["2326576,SHF-2006943"],"award-info":[{"award-number":["2326576,SHF-2006943"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/isca66397.2026.00120","type":"proceedings-article","created":{"date-parts":[[2026,8,4]],"date-time":"2026-08-04T19:16:22Z","timestamp":1785870982000},"page":"1643-1658","source":"Crossref","is-referenced-by-count":0,"title":["PhaseWeave: Phase-Aware Execution on Heterogeneous Chiplet Architectures for Datacenters"],"prefix":"10.1109","author":[{"given":"Joshua","family":"Kim","sequence":"first","affiliation":[{"name":"The University of Texas at Austin","place":["Austin, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chaojie","family":"Zhang","sequence":"additional","affiliation":[{"name":"Microsoft Azure Research - Systems","place":["Redmond, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"\u00cd\u00f1igo","family":"Goiri","sequence":"additional","affiliation":[{"name":"Microsoft Azure Research - Systems","place":["Redmond, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christopher J.","family":"Rossbach","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin & Microsoft","place":["Austin, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jovan","family":"Stojkovic","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin & Meta","place":["Austin, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00012"},{"key":"ref2","volume-title":"What are Microservices?","year":"2025"},{"key":"ref3","volume-title":"Thrift","year":"2025"},{"key":"ref4","volume-title":"The future is here: iPhone X","year":"2017"},{"key":"ref5","volume-title":"ARM Cortex A53"},{"key":"ref6","volume-title":"Arm\u00ae Cortex\u00ae-A510 Core Technical Reference Manual","year":"2022"},{"key":"ref7","volume-title":"Arm\u00ae Cortex\u00ae-X3 Core Technical Reference Manual","year":"2022"},{"key":"ref8","volume-title":"Processing Architecture for Power Efficiency and Performance","year":"2025"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080231"},{"key":"ref10","volume-title":"The GAP Benchmark Suite","author":"Beamer","year":"2017"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.72"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589090"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3519939.3523720"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2013.44"},{"key":"ref15","volume-title":"Hardware","year":"2025"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253197"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/iccd53106.2021.00069"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3570304"},{"key":"ref20","volume-title":"Zstandard","year":"2025"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304013"},{"key":"ref22","volume-title":"Protocol Buffers","year":"2025"},{"key":"ref23","volume-title":"Snappy, a fast compressor\/decompressor","year":"2025"},{"key":"ref24","volume-title":"What is Microservices Architecture?","author":"Cloud","year":"2025"},{"key":"ref25","volume-title":"gRPC","year":"2025"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2160803.2160867"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3293883.3295705"},{"key":"ref28","article-title":"Lifting the veil on Meta\u2019s microservice architecture: Analyses of topology and request workflows","volume-title":"Proceedings of the USENIX Annual Technical Conference (USENIX ATC\u201923)","author":"Huye","year":"2023"},{"key":"ref29","article-title":"The nanoPU: A Nanosecond Network Stack for Datacenters","volume-title":"Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201921)","author":"Ibanez","year":"2021"},{"key":"ref31","volume-title":"Top-down Microarchitecture Analysis Method","year":"2023"},{"key":"ref32","volume-title":"Intel RDT Software Package","year":"2024"},{"key":"ref33","volume-title":"Intel\u00ae QAT: Performance, Scale, and Efficiency","year":"2024"},{"key":"ref34","volume-title":"Intel\u00ae Dynamic Load Balancer","year":"2025"},{"key":"ref35","volume-title":"Intel\u00ae Processors and Processor Cores based on Skymont Microarchitecture Instruction Throughput and Latency","year":"2025"},{"key":"ref36","volume-title":"Intel\u00ae Xeon\u00ae Gold 5512U Processor","year":"2025"},{"key":"ref37","volume-title":"Intel\u00ae Xeon\u00ae Gold 6142 Processor","year":"2025"},{"key":"ref38","volume-title":"Intel\u00ae Xeon\u00ae Platinum 8360Y Processor","year":"2025"},{"key":"ref39","volume-title":"Intel\u00ae Xeon\u00ae Processor E5\u20132660 v3 Processor","year":"2025"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598119"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00036"},{"key":"ref42","article-title":"SSLShader: Cheap SSL Acceleration with Commodity Processors","volume-title":"Proceedings of the 8th USENIX Symposium on Networked Systems Design and Implementation (NSDI\u201911)","author":"Jang","year":"2011"},{"key":"ref43","article-title":"mTCP: a Highly Scalable User-level TCP Stack for Multicore Systems","volume-title":"Proceedings of the 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI\u201914)","author":"Jeong","year":"2014"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480051"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589074"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203843"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.39"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134520"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref52","doi-asserted-by":"crossref","DOI":"10.1145\/1669112.1669172","article-title":"McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures","volume-title":"Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201909)","author":"Li","year":"2009"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3472883.3487003"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3542929.3563477"},{"key":"ref55","doi-asserted-by":"crossref","DOI":"10.1145\/1854273.1854329","article-title":"Energy efficient speculative threads: dynamic thread allocation in Same-ISA heterogeneous multicore systems","volume-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT\u201910)","author":"Luo","year":"2010"},{"key":"ref56","volume-title":"Adsim","year":"2025"},{"key":"ref57","volume-title":"WDLBench","year":"2025"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00037"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768575"},{"key":"ref61","volume-title":"Cryptography and and SSL\/TLS Toolkit","year":"2025"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639325"},{"key":"ref63","volume-title":"Qualcomm","year":"2014"},{"key":"ref64","article-title":"Exploiting Processor Heterogeneity in Interactive Services","volume-title":"Proceedings of the 10th International Conference on Autonomic Computing (ICAC\u201913)","author":"Ren","year":"2013"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00054"},{"key":"ref66","volume-title":"What are microservices?","author":"Richardson","year":"2025"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"ref68","volume-title":"Advanced Matrix Multiplication Optimization on Modern Multi-Core Processors","author":"Salykov","year":"2024"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402900"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259040"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114207"},{"key":"ref72","article-title":"TAGE-SC-L Branch Predictors","author":"Seznec","year":"2014","journal-title":"JILP - Championship Branch Prediction, Minneapolis, United States"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024414"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1207012"},{"key":"ref76","volume-title":"QEMU: A generic and open source machine emulator and virtualizer","year":"2025"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378450"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00103"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA66397.2026.00049"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA68181.2026.11408580"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589068"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3731071"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3731411"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00013"},{"key":"ref86","volume-title":"The Structural Simulation Toolkit","year":"2024"},{"key":"ref87","volume-title":"Microservices Architecture of Twitter Service","year":"2021"},{"key":"ref88","volume-title":"Introducing Domain-Oriented Microservice Architecture","year":"2020"},{"key":"ref89","volume-title":"Understanding design of microservices architecture at Netflix","author":"Varshneya","year":"2021"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237205"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00091"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465283"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00076"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00066"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1145\/2629594"},{"key":"ref97","article-title":"CRISP: Critical Path Analysis of Large-Scale Microservice Architectures","volume-title":"USENIX Annual Technical Conference (USENIX ATC\u201922)","author":"Zhang","year":"2022"}],"event":{"name":"2026 ACM\/IEEE 53rd Annual International Symposium on Computer Architecture (ISCA)","location":"Raleigh, NC, USA","start":{"date-parts":[[2026,6,27]]},"end":{"date-parts":[[2026,7,1]]}},"container-title":["2026 ACM\/IEEE 53rd Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11617393\/11617394\/11617539.pdf?arnumber=11617539","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T05:59:45Z","timestamp":1785909585000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11617539\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":96,"URL":"https:\/\/doi.org\/10.1109\/isca66397.2026.00120","relation":{},"subject":[],"published":{"date-parts":[[2026,6]]}}}