{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:39:57Z","timestamp":1742798397596,"version":"3.38.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1109\/iscas.2002.1009778","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"I-I","source":"Crossref","is-referenced-by-count":2,"title":["A generalized methodology for lower-error area-efficient fixed-width multipliers"],"prefix":"10.1109","author":[{"family":"Lan-Da Van","sequence":"first","affiliation":[{"name":"Chip Implementation Center, Nat. Sci. Council, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sung-Huang Lee","sequence":"additional","affiliation":[{"name":"Chip Implementation Center, Nat. Sci. Council, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.486455"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1993.404467"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1999.831996"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1997.679090"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/82.877155","article-title":"Design of the lower-error fixed-width multiplier and its application","volume":"47","author":"van","year":"2000","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref7","first-page":"836","article-title":"Design of low-error fixed-width multiplier for DSP applications","volume":"cas 46","author":"jou","year":"1999","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.166611"},{"journal-title":"Design of Efficient VLSI Architectures Multiplier 2-D Digital Filter and Adaptive Digital Filter","year":"2001","author":"van","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223648"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2002,5,26]]},"location":"Phoenix-Scottsdale, AZ, USA","end":{"date-parts":[[2002,5,29]]}},"container-title":["2002 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21766\/01009778.pdf?arnumber=1009778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,3]],"date-time":"2025-03-03T18:29:25Z","timestamp":1741026565000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1009778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1009778","relation":{},"subject":[],"published":{"date-parts":[[2002]]}}}