{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T05:39:58Z","timestamp":1722922798416},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010185","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"III-161-III-164","source":"Crossref","is-referenced-by-count":0,"title":["A fault tolerant incremental design methodology"],"prefix":"10.1109","volume":"3","author":[{"given":"S.","family":"Cailotto","sequence":"first","affiliation":[]},{"given":"A.","family":"Fin","sequence":"additional","affiliation":[]},{"given":"F.","family":"Fummi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Savant Programmer' s Manual","year":"1999","key":"ref10"},{"key":"ref11","article-title":"Requirements and Incremental Design","author":"sjoblom","year":"1999","journal-title":"Technical Report"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.275352"},{"key":"ref13","first-page":"344","article-title":"Symbolic verification of high? level synthesis results from Callas","author":"filkorn","year":"1992","journal-title":"Proc 6th International Workshop on High-Level"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/24.914546"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.868460"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856337"},{"key":"ref5","first-page":"1093","article-title":"Thougts on Core Integration and Test","author":"anderson","year":"1997","journal-title":"Proc IEEE ITC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.920827"},{"key":"ref7","first-page":"570","article-title":"Reorda. Fast Sequential Circuit test Generation Using High-level and Gate-level Techniques","author":"rudnick","year":"0","journal-title":"Proc IEEE ACM\/IEEE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TR.1999.784265"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225880"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309992"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21775\/01010185.pdf?arnumber=1010185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T13:52:19Z","timestamp":1489153939000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010185","relation":{},"subject":[]}}