{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T05:39:59Z","timestamp":1722922799838},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010186","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"III-165-III-168","source":"Crossref","is-referenced-by-count":1,"title":["Testability of path history memories with register-exchange architecture used in Viterbi-decoders"],"prefix":"10.1109","volume":"3","author":[{"given":"S.R.","family":"Meier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Steinert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Buch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1971.1090711"},{"key":"ref3","first-page":"379","article-title":"A Comparison of Path Memory Techniques for VLSI Viterbi Decoders","author":"coggins","year":"1989","journal-title":"Proc IFIP TC 10\/WG 10 5 Int Conf on Very Large Scale Integration VLSI '89"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/26.554365"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557123"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.34108"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.698924"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9030"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1971.1090700"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21775\/01010186.pdf?arnumber=1010186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T13:55:57Z","timestamp":1489154157000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010186","relation":{},"subject":[]}}