{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:52:15Z","timestamp":1742385135477,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010237","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"III-369-III-372","source":"Crossref","is-referenced-by-count":10,"title":["Asynchronous circuit synthesis via direct translation"],"prefix":"10.1109","volume":"3","author":[{"given":"D.","family":"Shang","sequence":"first","affiliation":[]},{"given":"F.","family":"Xia","sequence":"additional","affiliation":[]},{"given":"A.","family":"Yakovlev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Synthesis and implementation of a signal-type asynchronous data communication mecha-nism","author":"yakovlev","year":"2001","journal-title":"Proc of ASYNC"},{"year":"2001","key":"ref11","article-title":"Design of an asynchronous processor"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761535"},{"year":"0","key":"ref13"},{"key":"ref14","article-title":"Asynchronous circuit synthesis by direct mapping: Interface to environment","author":"bystrov","year":"2001","journal-title":"Tech Report"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/5.740016","article-title":"Scanning the technology: Applications of asynchronous circuits","volume":"87","author":"van berkel","year":"1999","journal-title":"Proceedings of the IEEE"},{"article-title":"Petrify:a tutorial for the designer of asynchronous circuits","year":"0","author":"cortadella","key":"ref3"},{"key":"ref6","first-page":"37","article-title":"An implementation of a three-slot asynchronous communication mechanism using self-timed circuits","author":"shang","year":"2000","journal-title":"Asynchronous Interfaces Tools Techniques and Implementations"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-4476-9_35"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675937"},{"key":"ref7","first-page":"332","article-title":"Hardware support for discrete event coordination","author":"varshavsky","year":"1996","journal-title":"Proc Int Workshop on Discrete-Event Systems (WODES 2006)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"journal-title":"Petri Net Theory and the Modelling of Systems","year":"1981","author":"paterson","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-65307-4_49"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21775\/01010237.pdf?arnumber=1010237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:39:42Z","timestamp":1497566382000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010237","relation":{},"subject":[]}}