{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T06:11:39Z","timestamp":1744697499220,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010252","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"III-429-III-432","source":"Crossref","is-referenced-by-count":6,"title":["A multistage filterbank-based channelizer and its multiplier-less realization"],"prefix":"10.1109","volume":"3","author":[{"given":"C.Y.","family":"Fung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.C.","family":"Chan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"An Efficient Design of Fractional-Delay Digital FIR Filters using the Farrow Structure","author":"pun","year":"2001","journal-title":"Proc SSP Workshop"},{"journal-title":"Advanced Digital Signal Processing","year":"1992","author":"proakis","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.409247"},{"key":"ref13","article-title":"On The Design and Multiplier-less Realization of Digital IF for Software Radio Receiver","author":"yeung","year":"0","journal-title":"EUSIPCO 2002"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/7.640270","article-title":"A Hardware-efficient, Multirate, Digital Channelized Receiver Architecture","volume":"34","author":"zahirniak","year":"1998","journal-title":"IEEE Trans Aerospace and Electronic Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/49.761036"},{"journal-title":"Handbook for digital signal processing","year":"1993","author":"mitra","key":"ref6"},{"journal-title":"Multirate Digital Signal Processing","year":"1983","author":"crochiere","key":"ref5"},{"key":"ref8","article-title":"Fractional Rate Decimator and Interpolator Design","author":"ramstad","year":"1998","journal-title":"Proc of EUSIPCO'98"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.541702"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/35.868153"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/35.393001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1988.15483"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21775\/01010252.pdf?arnumber=1010252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:39:42Z","timestamp":1497551982000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010252","relation":{},"subject":[]}}