{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:31:47Z","timestamp":1771612307613,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010378","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"IV-21-IV-24","source":"Crossref","is-referenced-by-count":7,"title":["A 50% duty-cycle correction circuit for PLL output"],"prefix":"10.1109","volume":"4","author":[{"given":"T.","family":"Gawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Taniguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.826820"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.823439"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.859502"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852847"},{"key":"ref8","first-page":"50","article-title":"A low jitter dual loop DLL using multiple VCDLs with a duty cycle corrector","author":"jae jung","year":"2000","journal-title":"Symp On VLSI Circuits Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1491","DOI":"10.1109\/4.340422","article-title":"A 2.5V CMOS delay-locked loop for an 18 Mbit, 500Megabyte\/s DRAM","volume":"29","author":"thomas","year":"1994","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839738"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.165341"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","location":"Phoenix-Scottsdale, AZ, USA","acronym":"ISCAS-02"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21779\/01010378.pdf?arnumber=1010378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:40:00Z","timestamp":1497552000000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010378","relation":{},"subject":[]}}