{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T17:42:29Z","timestamp":1773078149414,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010395","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"IV-89-IV-92","source":"Crossref","is-referenced-by-count":4,"title":["Low power register file architecture for application specific DSPs"],"prefix":"10.1109","volume":"4","author":[{"given":"M.","family":"Mueller","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Wortmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Simon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Wolter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Buch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Wroblewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Nossek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","author":"kung","year":"1988","journal-title":"VLSI Array Processors"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref10","article-title":"Practical Low Power","author":"yeap","year":"1998","journal-title":"VLSI Design"},{"key":"ref6","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6319-8"},{"key":"ref8","article-title":"Low Power Transformation of Datapath Architectures With Cyclic SFGs","author":"simon","year":"2000","journal-title":"Proc IEEE Int Symp Circuits Syst ISCAS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1145\/313817.313900","article-title":"Low power synthesis of dual threshold voltage CMOS VLSI circuits","author":"sundararajan","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","location":"Phoenix-Scottsdale, AZ, USA","acronym":"ISCAS-02"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21779\/01010395.pdf?arnumber=1010395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:39:56Z","timestamp":1497551996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010395","relation":{},"subject":[]}}