{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:39:43Z","timestamp":1742798383629},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010422","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"IV-193-IV-196","source":"Crossref","is-referenced-by-count":3,"title":["Optimising bandwidth over deep sub-micron interconnect"],"prefix":"10.1109","volume":"4","author":[{"given":"D.","family":"Pamunuwa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Li-Rong Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Tenhunen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"324","article-title":"Accu - rate a priori signal integrity estimation using a dynamic interconnect model for deep submicron VLSI design","author":"zheng","year":"2000","journal-title":"Proc ESSCIRC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009786"},{"journal-title":"Circuits Interconnections and Packaging for VLSI Reading","year":"1990","author":"bakoglu","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.65707"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.831439"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300073"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996740"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21779\/01010422.pdf?arnumber=1010422","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,11]],"date-time":"2017-03-11T01:32:19Z","timestamp":1489195939000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010422\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010422","relation":{},"subject":[]}}