{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:44:04Z","timestamp":1729615444513,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010426","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"IV-209-IV-212","source":"Crossref","is-referenced-by-count":1,"title":["A scalable sorting architecture based on maskable WTA\/MAX circuit"],"prefix":"10.1109","volume":"4","author":[{"family":"Shin-Hong Ou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chi-Sheng Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Bin-Da Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"1557","DOI":"10.1109\/72.641477","article-title":"k-winners-take-all neural net with \/spl Theta\/(1) time complexity","volume":"8","author":"hsu","year":"1997","journal-title":"IEEE Trans Neural Network"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.659465"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/71.744832","article-title":"Data-driven control scheme for linear array: application to a stable insertion sorter","volume":"10","author":"olariu","year":"1999","journal-title":"IEEE Trans Parallel and Distributed Syst"},{"journal-title":"Principles of CMOS VLSI Design A Systems Perspective","year":"1985","author":"weste","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.90101"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/82.329739"},{"key":"ref12","first-page":"69","article-title":"Design of k-WTA\/Sorting network Using Maskable WTA\/MAX Circuit","author":"lin","year":"2001","journal-title":"Proc IEEE Int Symp VLSI-TSA"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1103","DOI":"10.1109\/26.774860","article-title":"Realization of Large-Scale Dstributions Based on Batchers Sorters","volume":"47","author":"olariu","year":"1999","journal-title":"IEEE Trans Communication"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/71.770195"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/72.737494"},{"key":"ref9","first-page":"135","article-title":"Efficient VLSI architecture for columnsort","volume":"7","author":"olariu","year":"1999","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1109\/4.658631","article-title":"A high-precision current-mode WTA-MAX circuit with multichip capability","volume":"33","author":"teresa","year":"1998","journal-title":"IEEE J Solid-State Circuits"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21779\/01010426.pdf?arnumber=1010426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:39:57Z","timestamp":1497566397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010426\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010426","relation":{},"subject":[]}}