{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T05:43:06Z","timestamp":1722922986834},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010451","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"IV-305-IV-308","source":"Crossref","is-referenced-by-count":1,"title":["Design rewiring for power minimization [logic design]"],"prefix":"10.1109","volume":"4","author":[{"given":"M.","family":"Amiri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Veneris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Ting","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"728","article-title":"Statistical Estimation of Switching Activity in Digital Circuits","author":"najm","year":"1994","journal-title":"Proc of DAG"},{"key":"ref3","first-page":"2","article-title":"Perturb and Simplify; Multi-Level Boolean Network Optimizer","author":"chang","year":"1994","journal-title":"Proc ICCAD"},{"key":"ref10","first-page":"270","article-title":"Multi-Level Optimization for Low Power Using Local Logic Trans-formations","author":"wang","year":"1996","journal-title":"Proc of DAG"},{"key":"ref6","first-page":"789","article-title":"Reducing Power Dissipation after Technology Mapping by Structural Transformations","author":"rohfleisch","year":"1996","journal-title":"Proc of DAG"},{"key":"ref5","first-page":"297","article-title":"Cate-Level Synthesis for Low-Power Using New Transformations","author":"pradhan","year":"1996","journal-title":"Proc of ISLPED"},{"key":"ref8","first-page":"479","article-title":"Design Rewiring based on Diagnosis Techniques","author":"veneris","year":"2001","journal-title":"Proc ASP-DAG"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276282"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.811329"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.3141"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21779\/01010451.pdf?arnumber=1010451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T20:19:19Z","timestamp":1489177159000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010451","relation":{},"subject":[]}}