{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:03:03Z","timestamp":1730271783817,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010460","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"IV-341-IV-344","source":"Crossref","is-referenced-by-count":1,"title":["A hardware accelerator for video segmentation using programmable morphology PE array"],"prefix":"10.1109","volume":"4","author":[{"family":"Shao-Yi Chien","sequence":"first","affiliation":[]},{"family":"Yu-Wen Huang","sequence":"additional","affiliation":[]},{"family":"Liang-Gee Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0165-1684(98)00006-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/76.809157"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1997.606811"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/76.718501"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/76.809155"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/82.199903"},{"key":"ref7","article-title":"A linear systolic array for real-time morphological image processing","volume":"17","author":"diamantaras","year":"1997","journal-title":"Journal of VLSL Signal Processing"},{"key":"ref2","first-page":"275","article-title":"A hybrid morphology processing units architecture for real-time video segmentation systems","author":"chien","year":"2001","journal-title":"Proc of the 2001 IEEE Intemational Symposium on Circuits and Systems"},{"key":"ref9","first-page":"753","article-title":"Image segmentation with improved watershed algorithm and its FPGA implernentation","volume":"2","author":"kuo","year":"2001","journal-title":"Proc of the 2001 IEEE International Symposium on Circuits and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.386607"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21779\/01010460.pdf?arnumber=1010460","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T19:56:39Z","timestamp":1489175799000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010460\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010460","relation":{},"subject":[]}}