{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:33:40Z","timestamp":1729658020382,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010552","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"IV-699-IV-702","source":"Crossref","is-referenced-by-count":6,"title":["Behavioral synthesis of datapaths with low leakage power"],"prefix":"10.1109","volume":"4","author":[{"given":"C.","family":"Gopalakrishnan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Katkoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1998.814856"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606670"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878342"},{"key":"ref8","first-page":"566","article-title":"FACET: A Procedure for the Au tomated Synthesis of Digital Systems","author":"tseng","year":"1983","journal-title":"Proceedings of 20th DAC"},{"key":"ref7","first-page":"113","article-title":"Design considerations and tools for low-voltage digital system design","author":"chandrakasan","year":"1996","journal-title":"Proceedings of the DAC"},{"key":"ref2","first-page":"847","article-title":"lV Power Supply HighSpeed Digital Circuit Technology with Multi-threshold Voltage CMOS","volume":"30","author":"mutoh","year":"1995","journal-title":"IJSSC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21779\/01010552.pdf?arnumber=1010552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:40:02Z","timestamp":1497552002000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010552","relation":{},"subject":[]}}