{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T21:03:30Z","timestamp":1750799010948,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010575","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"IV-787-IV-790","source":"Crossref","is-referenced-by-count":2,"title":["A new fast-settling gearshift adaptive PLL to extend loop bandwidth enhancement in frequency synthesizers"],"prefix":"10.1109","volume":"4","author":[{"family":"Yiwu Tang","sequence":"first","affiliation":[]},{"given":"M.","family":"Ismail","sequence":"additional","affiliation":[]},{"given":"S.","family":"Bibyk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"168","article-title":"A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application","author":"hwang","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852868"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1109\/ASIC.2001.954679","article-title":"A low-noise fast-settling PLL with extended loop bandwidth enhancement by new adaptation technique","author":"tang","year":"2001","journal-title":"Proc IEEE ASIC\/SOC Conf"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1137","DOI":"10.1109\/4.859502","article-title":"A low-noise fast-Jock phase-locked loop with adaptive bandwidth control","volume":"35","author":"lee","year":"2000","journal-title":"IEEE J Solid-States Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.839909"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21779\/01010575.pdf?arnumber=1010575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:40:03Z","timestamp":1497566403000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010575\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010575","relation":{},"subject":[]}}