{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T05:44:25Z","timestamp":1722923065983},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010595","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"IV-866-IV-869","source":"Crossref","is-referenced-by-count":12,"title":["An adaptive data compression scheme for memory traffic minimization in processor-based systems"],"prefix":"10.1109","volume":"4","author":[{"given":"L.","family":"Benini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Bruni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Ricco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Data Compreion Method and Theory","year":"1988","author":"storer","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/214762.214771"},{"key":"ref12","article-title":"Evaluating Future Micro processors - The Simpleacalor Toolset","author":"burger","year":"1996","journal-title":"Technical Report 1308"},{"key":"ref13","article-title":"Overview of the Ptolemy Project","author":"davis","year":"1999","journal-title":"Tech Rep UCB\/ERL No M9D\/37"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337423"},{"key":"ref3","article-title":"Deasign and Bvaluation of a Solective Compressed Memory System","author":"lee","year":"1999","journal-title":"ICC'99"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1145\/263272.263349","article-title":"An object code compression approach to embedded processors","author":"yoshida","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref5","first-page":"322","article-title":"Cached-Code compression for Energy Minimisation in Embedded Processors","author":"bonini","year":"2001","journal-title":"ISLPED-01"},{"key":"ref8","article-title":"Hardware-Assisted Data Compression for Energy Minimisation in Systems with Embedded Processors","author":"benini","year":"0","journal-title":"DATE 02"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313927"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903253"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/129617.129622"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21779\/01010595.pdf?arnumber=1010595","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:40:04Z","timestamp":1497552004000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010595\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010595","relation":{},"subject":[]}}