{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:05:46Z","timestamp":1742378746461},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010596","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"IV-870-IV-873","source":"Crossref","is-referenced-by-count":1,"title":["CASCADE - configurable and scalable DSP environment"],"prefix":"10.1109","volume":"4","author":[{"family":"Tay-Jyi Lin","sequence":"first","affiliation":[]},{"family":"Chein-Wei Jen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/82.663807"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"ref12","article-title":"Formal Equivalence Checking of Folded Architectures","author":"lin","year":"2001","journal-title":"WSES\/IEEE World Multiconference on Circuits Systems Communications & Computers (CSCC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.863621"},{"key":"ref14","article-title":"Bitwidth Analysis with Application to Silicon Compilation","author":"stephenson","year":"2000","journal-title":"Conf on Programming Language Design and Implementation (PLDI)"},{"journal-title":"Computer Architecture - A Quantitative Approach","year":"1996","author":"hennessy","key":"ref15"},{"article-title":"High Level Synthesis - Introduction to Chip and System Design","year":"1992","author":"gajski","key":"ref16"},{"journal-title":"VLSI Digital Signal Processing Systems - Design and Implementation","year":"1999","author":"parhi","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"journal-title":"Lindo Package","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527403"},{"journal-title":"Analog Devices Co","article-title":"AD6522 Digital Baseband Processor Design Specification","year":"2000","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.232470"},{"key":"ref8","article-title":"Data Stream Generation for Concurrent Computation in VLSI Signal Processors","author":"lin","year":"2000","journal-title":"International Conference on Signal Processing (ICSP)"},{"key":"ref7","article-title":"Embedded Computer Architecture and Automation","author":"rau","year":"2001","journal-title":"IEEE Computers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/35.815456"},{"journal-title":"Surviving the SOC Revolution A Guide to Platform Based Design","year":"1999","author":"chang","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1995.528908"},{"journal-title":"JPEG Still Image Data Compression Standard","year":"1993","author":"pennebaker","key":"ref20"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21779\/01010596.pdf?arnumber=1010596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,11]],"date-time":"2017-03-11T01:12:39Z","timestamp":1489194759000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010596","relation":{},"subject":[]}}