{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:03:43Z","timestamp":1730271823809,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010722","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"V-389-V-392","source":"Crossref","is-referenced-by-count":4,"title":["High-speed low-power logic gates using floating gates"],"prefix":"10.1109","volume":"5","author":[{"given":"E.","family":"Rodriguez-Villegas","sequence":"first","affiliation":[]},{"given":"J.M.","family":"Quintana","sequence":"additional","affiliation":[]},{"given":"M.J.","family":"Avedillo","sequence":"additional","affiliation":[]},{"given":"A.","family":"Rueda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/4.400426"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/4.179198"},{"key":"ref10","first-page":"102","article-title":"A Practical Floating–Gate Muller–C Element Using vMOS Threshold Gates","volume":"48","author":"rodr\u00edguez","year":"2001","journal-title":"The Special Issue on Floating Gate Circuits and Systems IEEE Trans on Circuits and Systems -II Analog and Digital Signal Processing"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISSCC.1995.535572"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.1996.542322"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISCAS.1997.621493"},{"key":"ref7","first-page":"168","article-title":"1 V Multi–Threshold CMOS DSP with an Efficient Power Management Technique for Mobile Phone Application","author":"mutoh","year":"1996","journal-title":"IEEE ISSCC"},{"key":"ref2","article-title":"Low Voltage Technologies and Circuits","author":"kuroda","year":"1998","journal-title":"Low–Power CMOS Design"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/82.775389"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/978-1-4615-2325-3"}],"event":{"acronym":"ISCAS-02","name":"2002 IEEE International Symposium on Circuits and Systems","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21767\/01010722.pdf?arnumber=1010722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T16:42:18Z","timestamp":1489164138000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010722","relation":{},"subject":[]}}