{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T04:54:56Z","timestamp":1744520096760,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010757","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"V-529-V-532","source":"Crossref","is-referenced-by-count":3,"title":["On-chip ESD protection circuit design with novel substrate-triggered SCR device in sub-quarter-micron CMOS process"],"prefix":"10.1109","volume":"5","author":[{"family":"Ming-Dou Ker","sequence":"first","affiliation":[]},{"family":"Kuo-Chun Hsu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"833","article-title":"Complementary-LVTSCR ESD protection scheme for submicron CMOS IC's","author":"ker","year":"1995","journal-title":"Proc of IEEE Int Symp on Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/55.75685"},{"key":"ref6","first-page":"754","article-title":"ESD protection design in a 0.18-?m salicide CMOS technology by using substrate-triggered technique","volume":"4","author":"ker","year":"2001","journal-title":"Proc of IEEE Int Symp on Circuits and Systems"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/4.553176","article-title":"A gate-coupled PTLSCR\/ NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS IC's","volume":"32","author":"ker","year":"1997","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1995.478284"},{"key":"ref7","first-page":"212","article-title":"Novel input ESD protection circuit with substrate-triggering technique in a 0.25-?m shallow-trench-isolation CMOS technology","volume":"2","author":"ker","year":"1998","journal-title":"Proc of IEEE Int Symp on Circuits and Systems"},{"key":"ref2","first-page":"88","article-title":"A synthesis of ESD input protection scheme","author":"duvvury","year":"1991","journal-title":"Proc of EOS\/ESD Symp"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1998.670660"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32881"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21767\/01010757.pdf?arnumber=1010757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:39:50Z","timestamp":1497566390000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010757","relation":{},"subject":[]}}