{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:15:51Z","timestamp":1773148551314,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010759","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"V-537-V-540","source":"Crossref","is-referenced-by-count":5,"title":["Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits"],"prefix":"10.1109","volume":"5","author":[{"family":"Jeng-Jie Peng","sequence":"first","affiliation":[]},{"family":"Ming-Dou Ker","sequence":"additional","affiliation":[]},{"family":"Hsin-Chin Jiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IIT.1999.812053"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1998.670561"},{"key":"ref10","article-title":"Protection structure against latch-up in a CMOS circuit","author":"tailliet","year":"1994"},{"key":"ref6","first-page":"143","article-title":"New experimental methodology to extract compact layout rules for latchup prevention in bulk CMOS IC's","author":"ker","year":"1999","journal-title":"Proc of IEEE CICC"},{"key":"ref11","article-title":"Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits","author":"ker","year":"0","journal-title":"U S patent pending"},{"key":"ref5","first-page":"537","article-title":"Layout design and verification for cell library to improve ESD\/latchup reliability in deep-submicron CMOS technology","author":"ker","year":"1998","journal-title":"Proc of IEEE CICC"},{"key":"ref8","first-page":"113","article-title":"Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's","volume":"1","author":"ker","year":"2001","journal-title":"Proc of IEEE ICECS"},{"key":"ref7","first-page":"267","article-title":"Compact layout rule extraction for latchup prevention in a 0.25-µm shallow-trench-isolation silicided bulk CMOS process","author":"ker","year":"2001","journal-title":"Proc of IEEE ISQED"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/16.387249"},{"key":"ref9","article-title":"Voltage regulation and latch-up protection circuits","author":"dhong","year":"1993"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-1887-4"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","location":"Phoenix-Scottsdale, AZ, USA","acronym":"ISCAS-02"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21767\/01010759.pdf?arnumber=1010759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T11:54:20Z","timestamp":1489146860000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010759","relation":{},"subject":[]}}