{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:48:58Z","timestamp":1761580138571,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2002.1010766","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"V-565-V-568","source":"Crossref","is-referenced-by-count":25,"title":["Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method"],"prefix":"10.1109","volume":"5","author":[{"family":"Chao-Tsung Huang","sequence":"first","affiliation":[]},{"family":"Po-Chih Tseng","sequence":"additional","affiliation":[]},{"family":"Liang-Gee Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"VLSI Digital Signal Processing Systems — Design and Implementation","author":"parhi","year":"0","journal-title":"Chapter 7 Systolic Architecture Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/BF02476026"},{"key":"ref6","first-page":"529","article-title":"Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme","volume":"2","author":"jou","year":"2001","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/78.277863"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/78.370630"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.386170"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1006\/acha.1996.0015"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"674","DOI":"10.1109\/34.192463","article-title":"A theory for multiresolution signal decomposition: the wavelet representation","volume":"11","author":"mallat","year":"1989","journal-title":"IEEE Trans Pattern Anal Machine Intell"}],"event":{"name":"2002 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-02","location":"Phoenix-Scottsdale, AZ, USA"},"container-title":["2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7897\/21767\/01010766.pdf?arnumber=1010766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:39:52Z","timestamp":1497551992000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1010766\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2002.1010766","relation":{},"subject":[]}}