{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T05:47:37Z","timestamp":1722923257707},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1205067","type":"proceedings-article","created":{"date-parts":[[2003,11,21]],"date-time":"2003-11-21T01:19:26Z","timestamp":1069377566000},"page":"III-506-III-509","source":"Crossref","is-referenced-by-count":0,"title":["A 32 \u00d7 32 cellular test chip targeting new functionalities"],"prefix":"10.1109","volume":"3","author":[{"given":"A.","family":"Paasio","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Laiho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kananen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Halonen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Poikonen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A Compact Computational Core for Image Processing","author":"paasio","year":"2001","journal-title":"European Con-ference on Circuit Theory and Design) DA-Day"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-007X(199807\/08)26:4<375::AID-CTA19>3.0.CO;2-#"},{"key":"ref12","first-page":"371","article-title":"A CMOS Analoaog Parallel Array Processor Chip with Programmable Dynamics for Early Vision Tasks","author":"carmona","year":"2002","journal-title":"European Solid-State Circuits Conference"},{"key":"ref13","first-page":"228","article-title":"A Mixed-Mode Array Computer with Polynomial-Type Couplings","author":"laiho","year":"2002","journal-title":"European Solid State Circuits Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2002.1035107"},{"article-title":"Integration of Cellular Nonlinear Network Universal Machine","year":"1999","author":"paasio","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008188900876"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490200510"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008201827777"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.703999"},{"article-title":"Diseno de Chips Programables de Senal Mixta con Bajo Consumo de Potencia para Sistemas de Vision en Tiempo Real","year":"2002","author":"linan","key":"ref4"},{"key":"ref3","first-page":"216","article-title":"ACE16k: an Advanced Focal-Plane Analog Programmable Array Processor","author":"linan","year":"2001","journal-title":"European Solid-State Circuits Conference"},{"article-title":"A programmable focal-plane analogue processor array","year":"2000","author":"dudek","key":"ref6"},{"key":"ref5","first-page":"228","article-title":"A General-Purpose Vision Chip with a Processor-Per-Pixel SIMD Array","author":"dudek","year":"2001","journal-title":"European Solid State Circuits Conference"},{"key":"ref8","first-page":"101","article-title":"Differ-ent possibilities for realizing the bipolar image tasks in CNN Eeld","author":"paasio","year":"2001","journal-title":"European Conference on Circuit Theory and Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.532033"},{"key":"ref2","article-title":"A 0.5 ?m CMOS 106 Transistors Analog Programmable Array Processor for Real-Time Image Processing","author":"linan","year":"1999","journal-title":"European Solid State Circuits Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/82.222815"},{"key":"ref9","first-page":"1952","article-title":"An analog array processor hardware realization with multiple new-features","author":"paasio","year":"2001","journal-title":"International Joint Conference on Neural Networks"},{"journal-title":"Data Sheet","article-title":"Aladdin visual computer","year":"2001","key":"ref20"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27130\/01205067.pdf?arnumber=1205067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:36:54Z","timestamp":1489426614000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1205067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1205067","relation":{},"subject":[]}}