{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:45:38Z","timestamp":1729615538283,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1205103","type":"proceedings-article","created":{"date-parts":[[2003,11,20]],"date-time":"2003-11-20T20:19:26Z","timestamp":1069359566000},"page":"III-650-III-653","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting piecewise linear features: multinested and simplicial cellular neural\/nonlinear networks"],"prefix":"10.1109","volume":"3","author":[{"given":"P.","family":"Julian","sequence":"first","affiliation":[]},{"given":"R.","family":"Dogaru","sequence":"additional","affiliation":[]},{"given":"L.O.","family":"Chua","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2002.1021899"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/81.754847"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009916"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1002\/cta.191","article-title":"ACE4k: an analog I\/O 64 × 64 visual microprocessor chip with 7-bit analog accuracy","volume":"30","author":"nan","year":"2002","journal-title":"Int J Circuit Theory Appl"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083219"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CDC.1995.478585"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1986.1085952"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/31.52727"},{"article-title":"Piecewise Linear Modelling and Analysis","year":"1981","author":"van bokhoven","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1983.1085342"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1985.1085744"},{"key":"ref15","article-title":"Piecewise Linear Analysis and Simulation","author":"van bokhoven","year":"1986","journal-title":"Circuits Analysis Simulation and Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490140102"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/31.99163"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1985.1085791"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1142\/S0218127497001618"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.800464"},{"article-title":"Computer Aided Analysis of Electronic Circuits: Algorithms, and Computational Techniques","year":"1975","author":"chua","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1142\/S021812749900002X"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1137\/0122030"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/81.669067"},{"article-title":"Threshold Logic and its Applications","year":"1971","author":"muroga","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1977.1084349"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/81.795834"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/81.219826"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1109\/PROC.1971.8176","article-title":"nonlinear circuit theory: resistive networks","volume":"59","author":"kuh","year":"1971","journal-title":"Proceedings of the IEEE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1972.1083548"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1965.tb04195.x"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.801253"},{"journal-title":"Piecewise linear control systems","year":"1999","author":"johansson","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.1981.1102596"},{"key":"ref24","article-title":"Worst-case identification of nonlinear-fading memory systems","volume":"31","author":"sontag","year":"1995","journal-title":"Automatica"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/31.52728"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/31.7600"},{"journal-title":"A high level canonical piecewise linear representation Theory and applications","year":"2000","author":"julian","key":"ref25"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27130\/01205103.pdf?arnumber=1205103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:27:00Z","timestamp":1497565620000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1205103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1205103","relation":{},"subject":[]}}