{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:06:38Z","timestamp":1730271998356,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1205766","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T14:39:17Z","timestamp":1067611157000},"page":"IV-33-IV-36","source":"Crossref","is-referenced-by-count":0,"title":["A memory efficient realization of cyclic convolution and its application to discrete cosine transform"],"prefix":"10.1109","volume":"4","author":[{"family":"Hun-Chen Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiun-In Gu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chein-Wei Jen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1829","article-title":"On the Comparison between Architectures for the Implementation of Distributed Arithmetic","volume":"3","author":"wolter","year":"1993","journal-title":"ISCAS1993"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/BF00925468"},{"key":"ref10","first-page":"195","article-title":"An Efficient Parallel Adder Based Design for One Dimensional Discrete Fourier Transform","volume":"24","author":"guo","year":"2000","journal-title":"Proceedings of the National Science Council"},{"key":"ref6","first-page":"1161","article-title":"Efficient ROM size reduction for distributed arithmetic","author":"choi","year":"2000","journal-title":"ISCAS 2000"},{"key":"ref11","first-page":"368","article-title":"A New Distributed Arithmetic Algorithm and its Hardware Architecture for the Discrete Hartley Transform","volume":"10","author":"guo","year":"2000","journal-title":"Pattern Recognition and Image Analysis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1994.389607"},{"key":"ref8","first-page":"-421i","article-title":"A New Group Distributed Arithmetic Design for The One Dimensional Discrete Fourier Transform","author":"chen","year":"2002","journal-title":"ISCAS2002"},{"key":"ref7","first-page":"1587","article-title":"A High Throughput-Rate Architecture for 8*8 2-D DCT","volume":"3","author":"sheu","year":"1993","journal-title":"ISCAS1993"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"},{"journal-title":"PASSPORT library 0 35 micron 3 3-volt high performance standard cell library","year":"1996","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/82.199898"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27140\/01205766.pdf?arnumber=1205766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T16:47:15Z","timestamp":1489423635000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1205766\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1205766","relation":{},"subject":[]}}