{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T05:43:48Z","timestamp":1722923028299},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1205792","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T18:56:54Z","timestamp":1067972214000},"page":"IV-137-IV-140","source":"Crossref","is-referenced-by-count":0,"title":["eUTDSP: a design study of a new VLIW-based DSP architecture"],"prefix":"10.1109","volume":"4","author":[{"given":"G.R.","family":"Chaji","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.M.","family":"Pourrad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.M.","family":"Fakhraie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.H.","family":"Tehranipour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"3646","article-title":"A Scalable Loop Optimization Approach for Scalable DSP Processors","author":"wang","year":"2000","journal-title":"Proc Int Conf on Acoustics Speech and Signal Processing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2000.924378"},{"article-title":"VHDL Analysis and Modeling Digital Systems","year":"1999","author":"navabi","key":"ref10"},{"key":"ref6","article-title":"Tiger SHARC Sinks Teeth Into VLIW","author":"wolf","year":"1998","journal-title":"Microprocessor Report"},{"year":"1999","key":"ref5","article-title":"TMS320C6000 CPU and Instruction Set Reference Guid"},{"key":"ref8","first-page":"160","article-title":"DSP Design Using VLIW Architecture","author":"lee","year":"2001","journal-title":"Proc IEEE Int Conf Semiconductor Electronics"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSSE.1998.738081"},{"year":"2000","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/APDC.1997.574039"},{"article-title":"Computer Architecture: A Quantitive Approach","year":"1996","author":"hennesy","key":"ref1"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27140\/01205792.pdf?arnumber=1205792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T13:25:44Z","timestamp":1489411544000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1205792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1205792","relation":{},"subject":[]}}