{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:07:48Z","timestamp":1730272068203,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206080","type":"proceedings-article","created":{"date-parts":[[2003,10,15]],"date-time":"2003-10-15T16:46:31Z","timestamp":1066236391000},"page":"II-740-II-743","source":"Crossref","is-referenced-by-count":4,"title":["Design framework for JPEG2000 encoding system architecture"],"prefix":"10.1109","volume":"2","author":[{"given":"Y.","family":"Hayashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Tsutsui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Masuzaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Humi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Onoye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2001","key":"ref4","article-title":"JPEG2000 verification model 9.1 (technical description)"},{"year":"2000","key":"ref3","article-title":"Tensilica Instruction Extension (TIE) Language - User's Guide"},{"key":"ref6","first-page":"765","article-title":"Analysis and architecture design of EBCOT for JPEG-2000","volume":"2","author":"chen","year":"2001","journal-title":"Proc ISCAS"},{"year":"2000","key":"ref5","article-title":"Draf of FPDRAM-1 to 15444-1"},{"year":"2000","key":"ref2","article-title":"Xtensa Application Specific Microprocessor Solutions - Overview Handbook"},{"year":"2001","key":"ref1","article-title":"JPEG2000 part I FDIS with corrigendum and draft corrigendum 2"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27136\/01206080.pdf?arnumber=1206080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:16:00Z","timestamp":1489439760000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206080\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206080","relation":{},"subject":[]}}