{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:26:34Z","timestamp":1729639594180,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206083","type":"proceedings-article","created":{"date-parts":[[2003,10,15]],"date-time":"2003-10-15T12:46:31Z","timestamp":1066221991000},"page":"II-752-II-755","source":"Crossref","is-referenced-by-count":0,"title":["A new 2-D 8\u00d78 DCT\/IDT core design using group distributed arithmetic"],"prefix":"10.1109","volume":"2","author":[{"family":"Jiun-In Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jia-Wei Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Han-Chen Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1109\/TSP.1993.193173","article-title":"A new array architecture for prime length discrete cosine transform","volume":"41","author":"guo","year":"1993","journal-title":"IEEE Trans on SP"},{"key":"ref11","first-page":"135","article-title":"A 100MHz 2-D 8 × 8 DCT\/IDCT processor for HDTV applications","volume":"2","author":"madisetti","year":"1992","journal-title":"IEEE Trans on CSVT"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.654940"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.895848"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/31.92893"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/82.199898"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/76.143413"},{"key":"ref17","first-page":"ii-457","article-title":"A compatible DCT\/IDCT architecture using hardwired distributed arithmetic","author":"kim","year":"0","journal-title":"Proc ISCAS'2001"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/30.391354"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/78.365320","article-title":"An efficient CORDIC array structure for the implementation of discrete cosine transform","volume":"43","author":"hu","year":"1995","journal-title":"IEEE Transactions on Signal Processing"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"459","DOI":"10.1109\/76.585925","article-title":"A cost effective architecture for 8 × 8 two-dimensional DCT\/IDCT using direct method","volume":"7","author":"lee","year":"1997","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.364465"},{"key":"ref6","first-page":"iv-741","article-title":"The design and implementation of DCT\/IDCT chip with novel architecture","author":"cheng","year":"2000","journal-title":"Proc ISCAS2000"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1049\/ip-vis:20000471","article-title":"Design and implementation off a novel linear-array DCT\/IDCT processor with complexity of order log2N","volume":"147","author":"haiso","year":"2000","journal-title":"IEE Proc Vision Image and Signal Processing"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/29.45624","article-title":"DCT algorithms for VLSI parallel implementation","volume":"38","author":"cho","year":"1990","journal-title":"IEEE Trans on ASSP"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-vis:20020241"},{"article-title":"Digital Picture Processing","year":"1982","author":"rosenfeld","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223784"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/78.80779"},{"key":"ref20","first-page":"439","article-title":"A simple processor core design for DCT\/IDCT","volume":"10","author":"chang","year":"2000","journal-title":"IEEE Trans on CSVT"},{"key":"ref22","first-page":"-421i","article-title":"A New Group Distributed Arithmetic Design for the One Dimensional Discrete Fourier Transform","author":"chen","year":"2002","journal-title":"Proc ISCAS"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20000674"},{"journal-title":"0 35µm 3 3-volt high performance standard cell library","year":"1996","key":"ref23"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27136\/01206083.pdf?arnumber=1206083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T21:22:42Z","timestamp":1497561762000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206083\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206083","relation":{},"subject":[]}}