{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:08:08Z","timestamp":1730272088707,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206175","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T23:56:54Z","timestamp":1067990214000},"page":"IV-636-IV-639","source":"Crossref","is-referenced-by-count":1,"title":["An accurate behavioral model of phase detectors for clock recovery circuits"],"prefix":"10.1109","volume":"4","author":[{"given":"M.","family":"Balsi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Centurelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Scotti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Tommasino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Trifiletti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/101.75923"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOUTHC.1996.535101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2000.951618"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.499722"},{"key":"ref14","first-page":"132","article-title":"MultiGbits\/s data regeneration and clock recovery IC design","volume":"48","author":"wang","year":"1993","journal-title":"Ann Télécommun"},{"article-title":"Frequency synthesizer design handbook","year":"1994","author":"crawford","key":"ref15"},{"journal-title":"Reference Guide","article-title":"Simulink® for model-based and system-level design","year":"1999","key":"ref16"},{"key":"ref4","first-page":"447","article-title":"Nonlinear behavioral modeling and simulation of phase-locked and delay-locked systems","author":"wu","year":"2000","journal-title":"Proc CICC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777881"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379684"},{"key":"ref5","first-page":"401","article-title":"Phase loop locked behavioral modeling: from SPICE to VHDL-AMS","author":"andreu","year":"2001","journal-title":"Proc MIXDES"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694906"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591290"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/82.799680"},{"key":"ref1","first-page":"498","article-title":"Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL\/DLL circuits","author":"perrott","year":"2002","journal-title":"Proc DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1993.590585"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27140\/01206175.pdf?arnumber=1206175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:07:40Z","timestamp":1489442860000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206175\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206175","relation":{},"subject":[]}}