{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:49:08Z","timestamp":1729615748343,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206178","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T18:56:54Z","timestamp":1067972214000},"page":"IV-648-IV-651","source":"Crossref","is-referenced-by-count":0,"title":["Interconnect modeling and sensitivity analysis using adjoint networks reduction technique"],"prefix":"10.1109","volume":"4","author":[{"family":"Herng-Jer Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chia- Chi Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wu-Shiung Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"article-title":"Computer Methods for Circuit Analysis and Design","year":"1993","author":"vlach","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.804542"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/81.739262"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0377-0427(00)00396-4"},{"article-title":"Linear and Nonlinear Circuits","year":"1987","author":"chua","key":"ref3"},{"key":"ref6","first-page":"1113","article-title":"The SyMPVL algorithm and its applications to interconnect simulation","author":"feldmann","year":"1997","journal-title":"Proc 1997 International Conference on Simulation of Semiconductor Processes and Devices"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.384428"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1257","DOI":"10.1109\/43.317469","article-title":"Time-domain macromodels for VLSI interconnect analysis","volume":"13","author":"kim","year":"1994","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/22.898983"},{"article-title":"IC Interconnect Analysis","year":"2002","author":"celik","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0168-9274(02)00116-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27140\/01206178.pdf?arnumber=1206178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T21:57:30Z","timestamp":1497563850000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206178","relation":{},"subject":[]}}