{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:33:14Z","timestamp":1729657994855,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206183","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T18:56:54Z","timestamp":1067972214000},"page":"IV-660-IV-663","source":"Crossref","is-referenced-by-count":2,"title":["Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysis"],"prefix":"10.1109","volume":"4","author":[{"given":"S.","family":"Bhattacharya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.-J.R.","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"125","article-title":"A systematic technique for verifying critical path delays in a 300MHz alpha CPU design using circuit simulation","author":"desai","year":"1993","journal-title":"Proc 33rd IEEE\/ACM Design Automation Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378486"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/43.45867","article-title":"Asymptotic waveform evaluation for timing analysis","volume":"9","author":"pillage","year":"1990","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337304"},{"article-title":"Computer methods for circuit analysis & design","year":"1983","author":"vlach","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.822616"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref9","article-title":"A Table Lookup Method for Effective Resistance Estimation for Digital VLSI Delay Calculation","author":"bhattacharya","year":"2002","journal-title":"Technical Report TR-12"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.920682"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27140\/01206183.pdf?arnumber=1206183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T21:57:30Z","timestamp":1497563850000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206183","relation":{},"subject":[]}}