{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:43:00Z","timestamp":1742632980833},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206190","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T23:56:54Z","timestamp":1067990214000},"page":"IV-668-IV-671","source":"Crossref","is-referenced-by-count":2,"title":["Table look-up based compact modeling for on-chip interconnect timing and noise analysis"],"prefix":"10.1109","volume":"4","author":[{"family":"Haitian Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.T.","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Zolotov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Gala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Min Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Panda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.S.","family":"Sapatnekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896465"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378501"},{"key":"ref10","article-title":"A Precorrected-FFI Method for Simulating On-chip Inductance","author":"hu","year":"2002","journal-title":"IEEE\/ACM ICCAD"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106808"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855278"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777321"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1145\/277044.277133","article-title":"Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis","author":"krauter","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1145\/157485.165090","article-title":"fasthenry: a multipole-accelerated 3-d inductance extraction program","author":"kamon","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.479989"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1942.232015"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.165.0470"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27140\/01206190.pdf?arnumber=1206190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T01:57:31Z","timestamp":1497578251000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206190\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206190","relation":{},"subject":[]}}