{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T13:46:24Z","timestamp":1765806384917,"version":"3.35.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/iscas.2003.1206193","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T23:56:54Z","timestamp":1067990214000},"page":"IV-IV","source":"Crossref","is-referenced-by-count":6,"title":["Process variation dimension reduction based on SVD [circuit simulation]"],"prefix":"10.1109","author":[{"family":"Zhuo Li","sequence":"first","affiliation":[{"name":"Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiang Lu","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weiping Shi","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/66.554480"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2001.915268"},{"article-title":"Matrix Computations","year":"1996","author":"golub","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"article-title":"Computer and Intractability: A Guide to the Theory of NP-completeness","year":"1979","author":"garey","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855268"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855297"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781312"}],"event":{"name":"2003 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2003,5,25]]},"location":"Bangkok, Thailand","end":{"date-parts":[[2003,5,28]]}},"container-title":["2003 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27140\/01206193.pdf?arnumber=1206193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T19:12:25Z","timestamp":1738264345000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1206193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206193","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}