{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:43:16Z","timestamp":1742632996765,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206197","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T18:56:54Z","timestamp":1067972214000},"page":"V-97-V-100","source":"Crossref","is-referenced-by-count":1,"title":["Design of 2.5 V\/5 V mixed-voltage CMOS I\/O buffer with only thin oxide device and dynamic N-well bias circuit"],"prefix":"10.1109","volume":"5","author":[{"family":"Ming-Dou Ker","sequence":"first","affiliation":[]},{"family":"Chia-Sheng Tsai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.799855"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.799854"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.910493"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1046","DOI":"10.1109\/JSSC.2002.800933","article-title":"Electrostatic discharge protection design for mixed-voltage 1\/0 buffers","volume":"37","author":"ker","year":"2002","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1983.25667"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1997.584255"},{"article-title":"Basic ESD and I\/O Design","year":"1998","author":"dabral","key":"ref6"},{"key":"ref5","first-page":"125","article-title":"ESD protection in a mixed voltage interface and multirail disconnected power grid environment in 0.5- and 0.25-µm channel length CMOS technologies","author":"voldman","year":"1994","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746465"},{"key":"ref7","first-page":"76","article-title":"Analog broadband communication circuits in pure digital deep sub-micron CMOS","author":"bult","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/6.211956"},{"year":"0","key":"ref1","article-title":"National Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.391124"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27139\/01206197.pdf?arnumber=1206197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T21:57:33Z","timestamp":1497563853000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206197","relation":{},"subject":[]}}