{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T04:44:02Z","timestamp":1744173842946},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206201","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T23:56:54Z","timestamp":1067990214000},"page":"V-109-V-112","source":"Crossref","is-referenced-by-count":2,"title":["Loop scheduling for minimizing schedule length and switching activities"],"prefix":"10.1109","volume":"5","author":[{"family":"Zili Shao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qingfeng Zhuge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.H.-M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Chantrapornchai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/800113.803626"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/500001.500035","article-title":"efficient instruction-level optimization methodology for low-power embedded systems","author":"choi","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"journal-title":"TMS320C6000 CPU and Instruction Set Reference Guide","year":"2000","key":"ref10"},{"key":"ref6","first-page":"225","article-title":"Low power of linear systems: A common operand centric approach","author":"kim","year":"2001","journal-title":"In Proc of the IEEE\/ACM International Symposium on Low Power Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BF01585874"},{"article-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1998.678175"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.920813"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.594829"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1109\/LPE.2000.155288","article-title":"low power synthesis of sum-of-products computation","author":"masselos","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.363126"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27139\/01206201.pdf?arnumber=1206201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T01:57:33Z","timestamp":1497578253000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206201","relation":{},"subject":[]}}