{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:08:17Z","timestamp":1730272097107,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206226","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T18:56:54Z","timestamp":1067972214000},"page":"V-185-V-188","source":"Crossref","is-referenced-by-count":2,"title":["History-based memory mode prediction for improving memory performance"],"prefix":"10.1109","volume":"5","author":[{"family":"Seong-Il Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"In-Cheol Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"High-Level Synthesis with Synchronous and RAMBUS DRAMs","author":"asheesh","year":"1998","journal-title":"Workshop on Synthesis and System Integration of Mixed Technologies"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1999.758315"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991300"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/76.964782"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383183"},{"key":"ref15","first-page":"1","article-title":"Fundamentals of computer design","author":"hennessy","year":"1996","journal-title":"Computer architecture A quantitative approach chapter six"},{"key":"ref4","first-page":"90","article-title":"Design of a low-cost integrated 0.25µm CMOS Bluetooth SOC in 16.5mm2 silicon area","volume":"1","author":"cheah","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.989922"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.726584"},{"key":"ref5","first-page":"472","article-title":"Trends in high-speed DRAM architectures","volume":"e79 c","author":"kumanoya","year":"1996","journal-title":"IEICE Trans Electronics"},{"key":"ref8","first-page":"65","article-title":"16 Mbit synchronous DRAM with 125 Mbyte\/sec data rate","author":"choi","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/30.982804"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/101.968912"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1999.822302"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.280691"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27139\/01206226.pdf?arnumber=1206226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T13:56:11Z","timestamp":1489413371000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206226","relation":{},"subject":[]}}