{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:50:14Z","timestamp":1729615814980,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206230","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T23:56:54Z","timestamp":1067990214000},"page":"V-197-V-200","source":"Crossref","is-referenced-by-count":1,"title":["An efficient transistor optimizer for custom circuits"],"prefix":"10.1109","volume":"5","author":[{"family":"Xiao Yan Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.G.","family":"Oklobdzija","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.W.","family":"Walker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1109\/IEDM.2000.904381","article-title":"A 0.11 µrn CMOS Technology with Copper and Very low-k Interconnects for High-Performance Sytern-On-a Chip Cores","author":"takao","year":"2000","journal-title":"IEDM Technical Digest"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569578"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544846"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0156"},{"key":"ref5","first-page":"192","article-title":"470ps 640-Bit Parallel Binary Adder","author":"par","year":"0"},{"article-title":"Numerical Recipes, the Art of Scientific Computing","year":"1986","author":"press","key":"ref8"},{"key":"ref7","article-title":"Sub-500-ps 64-b ALUs in 0.18-urn SOI\/bulk CMOS: design and scaling trends","volume":"11","author":"mathew","year":"2001","journal-title":"IEEE Journal of Solid-State Circuits"},{"article-title":"Logical Effort: Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref2"},{"key":"ref9","article-title":"Performance Comparison of VLSI Adders Using Logical Effort","author":"hoang","year":"2002","journal-title":"Proc Int Workshop on Power Timing Modeling Optimization and Simulation"},{"key":"ref1","article-title":"Logical Effort: Designing for Speed on the Back of an Envelope","author":"sutherland","year":"1991","journal-title":"Advanced Research in VLSI"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27139\/01206230.pdf?arnumber=1206230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T01:57:31Z","timestamp":1497578251000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206230\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206230","relation":{},"subject":[]}}