{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T05:49:46Z","timestamp":1722923386385},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206241","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T23:56:54Z","timestamp":1067990214000},"page":"IV-712-IV-715","source":"Crossref","is-referenced-by-count":2,"title":["Noise constraint driven placement for mixed signal designs"],"prefix":"10.1109","volume":"4","author":[{"given":"W.H.","family":"Kao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.K.","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"ref11","first-page":"175","article-title":"A linear-time heuristics for improving network partitions","author":"fiduccia","year":"1982","journal-title":"Proc 19th Design Automation Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.608634"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.391116"},{"key":"ref14","first-page":"43","article-title":"ATLAS: An Integrated Thermal Layout and Simulation System for ICs","author":"kao","year":"0","journal-title":"Proc European Design and Test Conference 1994"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.278344"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379667"},{"key":"ref6","first-page":"24","article-title":"Virtuoso Custom Placer: Interactive and Automated Custom Placement","author":"curtis","year":"2001","journal-title":"Cadence Technical Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/101.968913"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.748160"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1993.590746"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.974140"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1988.20849"},{"key":"ref9","first-page":"7","article-title":"Layout Acceleration for IC Physical Design","author":"malavasi","year":"1999","journal-title":"Proc DATE-99"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27140\/01206241.pdf?arnumber=1206241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:40:29Z","timestamp":1489426829000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206241","relation":{},"subject":[]}}