{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:34:00Z","timestamp":1729640040390,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206259","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T18:56:54Z","timestamp":1067972214000},"page":"V-293-V-296","source":"Crossref","is-referenced-by-count":0,"title":["A parameterized low power design for the variable-length discrete Fourier transform using dynamic pipelining"],"prefix":"10.1109","volume":"5","author":[{"family":"Jiun-In Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chih-Da Chien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chien-Chang Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/82.868456"},{"article-title":"Digital signal processing algorithms: number theory, convolution, fast Fourier transforms. and applications","year":"1998","author":"garg","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2000.880668"},{"key":"ref13","first-page":"-549v","article-title":"A New Hardware Efficient Design for the One Dimensional Discrete Fourier Transform","author":"guo","year":"2002","journal-title":"Proc ISCAS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"article-title":"Digital Integrated Circuits, A Design Perspective","year":"1996","author":"rabaey","key":"ref15"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1188","DOI":"10.1109\/82.885127","article-title":"Design of Low-Cost and High-Throughput Linear Arrays for DFT Computations: Algorithms, Architectures, and Implementations","volume":"47","author":"hsiao","year":"2000","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/78.875476"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/82.199898"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/29.7554"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/78.285671"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/49.93100"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/35.54342"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/31.16566"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27139\/01206259.pdf?arnumber=1206259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T21:57:28Z","timestamp":1497563848000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206259","relation":{},"subject":[]}}