{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:36:14Z","timestamp":1729658174559,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2003.1206275","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T23:56:54Z","timestamp":1067990214000},"page":"IV-744-IV-747","source":"Crossref","is-referenced-by-count":0,"title":["SoC design integration by using automatic interconnection rectification"],"prefix":"10.1109","volume":"4","author":[{"family":"Chun-Yao Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shing-Wu Tung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jing-Yang Jou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.311641"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.784125"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.662673"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref14","first-page":"328","article-title":"Sequential circuit design using synthesis anti optirnizauon","author":"sentovich","year":"1992","journal-title":"Proc IEEE International Conference on Computer Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805786"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.3141"},{"key":"ref3","first-page":"567","article-title":"A logic fault model for library coherence checking","author":"jou","year":"1998","journal-title":"Journal of Information Science and Engineering"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1109\/43.992770","article-title":"On automatic-venfication pattern generation for SoC with port-order fault model","volume":"21","author":"jou","year":"2002","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.811329"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599466"},{"key":"ref7","article-title":"An automorphic approach to verification pattern generation for SoC design verification using port-order fault model","volume":"21","author":"jou","year":"2002","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597140"},{"article-title":"Surviving the SoC revolution - a guide to platform-based design","year":"1999","author":"chang","key":"ref1"},{"key":"ref9","first-page":"510","article-title":"Application of Boolean unification to combinauonal synthesis","author":"fujita","year":"1991","journal-title":"Proc IEEE\/ACM Int Conf Computer-Aided Design"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","acronym":"ISCAS-03","location":"Bangkok, Thailand"},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27140\/01206275.pdf?arnumber=1206275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T01:57:31Z","timestamp":1497578251000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206275\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206275","relation":{},"subject":[]}}