{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:14:40Z","timestamp":1725570880775},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/iscas.2003.1206336","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T18:56:54Z","timestamp":1067972214000},"page":"V-V","source":"Crossref","is-referenced-by-count":0,"title":["Efficient core designs based on parameterized macrocells with accurate delay models"],"prefix":"10.1109","author":[{"given":"Makram M.","family":"Mansour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad M.","family":"Mansour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mehrotra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566483"},{"key":"ref3","article-title":"High-throughput memory efficient decoder architectures for LDPC codes","author":"mansour","year":"2002","journal-title":"Submitted to IEEE Transaction on VLSI System"},{"article-title":"Digital Integrated Circuits: A Design Perspective","year":"1996","author":"rabaey","key":"ref10"},{"article-title":"CMOS: Circuit Design. Layout, and Simulation","year":"1998","author":"baker","key":"ref6"},{"article-title":"Principles of CMOS VISI Design: A Systems Perspective","year":"1994","author":"weste","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010652"},{"article-title":"Layout Generation for Deep Submicron CMOS Circuits","year":"2002","author":"mansour","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5037-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183354"},{"article-title":"Surviving the SOC Revolution: A Guide to Platform-Based Design","year":"1999","author":"chang","key":"ref1"}],"event":{"name":"ISCAS 2003. International Symposium on Circuits and Systems","start":{"date-parts":[[2003,5,25]]},"location":"Bangkok","end":{"date-parts":[[2003,5,28]]}},"container-title":["Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8570\/27139\/01206336.pdf?arnumber=1206336","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:02:26Z","timestamp":1489413746000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206336\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2003.1206336","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}